yosys/techlibs/ice40/cells_box.v

6 lines
126 B
Verilog

(* abc_box_id = 1 *)
module SB_CARRY (output CO, input CI, I0, I1);
assign CO = (I0 && I1) || ((I0 || I1) && CI);
endmodule