This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
78f65f89ff
yosys
/
frontends
/
vhdl2verilog
/
Makefile.inc
2 lines
46 B
Makefile
Raw
Blame
History
OBJS
+=
frontends/vhdl2verilog/vhdl2verilog.o
Reference in New Issue
View Git Blame
Copy Permalink