riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/backends/verilog
History
Akash Levy ace558e90c Simplify using module->ports, which is apparently sorted 2024-11-17 11:36:30 -08:00
..
Makefile.inc initial import 2013-01-05 11:13:26 +01:00
verilog_backend.cc Simplify using module->ports, which is apparently sorted 2024-11-17 11:36:30 -08:00