riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/passes
History
Clifford Wolf 2c7fe42ad1 Add "rename -output" 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 		2019-03-27 13:47:42 +01:00
..
cmds Add "rename -output" 2019-03-27 13:47:42 +01:00
equiv Fix equiv_opt indenting 2018-12-16 15:57:28 +01:00
fsm fsm_opt: Fix runtime error for FSMs without a reset state 2019-02-07 10:35:36 +00:00
hierarchy Add "hdlname" attribute 2019-03-26 14:52:48 +01:00
memory memory_bram: Fix multiclock make_transp 2019-03-24 16:21:36 +00:00
opt Trim init attributes when resizing FFs in "wreduce", fixes #887 2019-03-22 11:42:19 +01:00
pmgen Fix spelling in pmgen/README.md 2019-03-05 17:55:29 -08:00
proc proc_clean: fix critical typo. 2019-01-23 22:08:38 +00:00
sat Add "cutpoint -undef" 2019-03-26 16:01:14 +01:00
techmap spaces -> tabs 2019-03-25 14:12:04 +01:00
tests flowmap: implement depth relaxation. 2019-01-08 01:13:05 +00:00