yosys/tests/functional/single_cells/rtlil/test_cell_mod_00000.il

18 lines
383 B
Plaintext

# Generated by Yosys 0.41+101 (git sha1 83a8e5de4, g++ 13.2.0 -fPIC -Os)
autoidx 1
module \gold
wire width 6 input 1 \A
wire width 8 input 2 \B
wire width 2 output 3 \Y
cell $mod \UUT
parameter \A_SIGNED 0
parameter \A_WIDTH 6
parameter \B_SIGNED 0
parameter \B_WIDTH 8
parameter \Y_WIDTH 2
connect \A \A
connect \B \B
connect \Y \Y
end
end