This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
7542146fc5
yosys
/
passes
History
N. Engelhardt
7542146fc5
memory_libmap: print message about attributes forcing ram kind
2023-06-28 17:48:20 +02:00
..
cmds
check: Also check for conflicts with constant drivers
2023-06-23 18:07:28 +02:00
equiv
Merge pull request
#3126
from georgerennie/equiv_make_assertions
2023-02-14 17:15:55 +01:00
fsm
add option to fsm_detect to ignore self-resetting
2023-01-30 16:12:53 +01:00
hierarchy
Small bugfix in uniquify pass
2022-12-21 10:41:48 +01:00
memory
memory_libmap: print message about attributes forcing ram kind
2023-06-28 17:48:20 +02:00
opt
Use clk2fflogic attr on cells to track original FF names in witnesses
2023-05-25 12:48:02 +02:00
pmgen
Fitting help messages to 80 character width
2022-08-24 10:40:57 +12:00
proc
proc_prune: avoid using invalidated iterator
2023-06-21 19:53:08 +10:00
sat
Use clk2fflogic attr on cells to track original FF names in witnesses
2023-05-25 12:48:02 +02:00
techmap
abc9_ops -prep_hier to unmap entire module
2023-05-25 18:42:08 +01:00
tests
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00