riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/frontends/verilog
History
Clifford Wolf 87333f3ae2 Added warning for use of 'z' constants in HDL 2014-11-14 19:59:50 +01:00
..
.gitignore Updated .gitignore file for ilang and verilog frontends 2014-10-15 01:14:38 +02:00
Makefile.inc Updated lexers & parsers to include prefixes 2014-10-15 00:48:19 +02:00
const2ast.cc Added warning for use of 'z' constants in HDL 2014-11-14 19:59:50 +01:00
preproc.cc Re-introduced Yosys::readsome() helper function 2014-10-23 10:58:36 +02:00
verilog_frontend.cc Print "SystemVerilog" in "read_verilog -sv" log messages 2014-10-16 10:31:54 +02:00
verilog_frontend.h Added warning for use of 'z' constants in HDL 2014-11-14 19:59:50 +01:00
verilog_lexer.l Added log_warning() API 2014-11-09 10:44:23 +01:00
verilog_parser.y Added warning for use of 'z' constants in HDL 2014-11-14 19:59:50 +01:00