riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs
History
Clifford Wolf 5f1fea08d5 Add inout ports to cells_xtra.v 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 		2018-10-04 11:30:55 +02:00
..
achronix Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
common Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
coolrunner2 Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
easic Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
ecp5 ecp5: Don't map ROMs to DRAM 2018-10-01 18:34:41 +01:00
gowin Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
greenpak4 Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
ice40 Add iCE40 SB_SPRAM256KA simulation model 2018-09-10 11:57:24 +02:00
intel Consistent use of 'override' for virtual methods in derived classes. 2018-07-20 23:51:06 -07:00
xilinx Add inout ports to cells_xtra.v 2018-10-04 11:30:55 +02:00
.gitignore added .gitignore files 2013-01-05 11:19:11 +01:00