riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/sim/assume_x_first_step.ys

2 lines
74 B
Plaintext
Raw Blame History

read_verilog simple_assign.v
sim -r simple_assign.vcd -scope simple_assign
Reference in New Issue View Git Blame Copy Permalink