yosys/techlibs
Clifford Wolf 6f33fc3e87 Performance fix for new $__lcu techmap rule 2014-08-18 00:27:54 +02:00
..
cmos Added test comments to techlibs/cmos/cmos_cells.lib 2014-01-29 10:51:02 +01:00
common Performance fix for new $__lcu techmap rule 2014-08-18 00:27:54 +02:00
xilinx Renamed $lut ports to follow A-Y naming scheme 2014-08-15 14:18:40 +02:00
.gitignore added .gitignore files 2013-01-05 11:19:11 +01:00