yosys/tests/hana/test_simulation_seq_ff_2_test.v

module test(input  in,  input clk,  output reg out);
always @(negedge clk)
   out <= in;
endmodule