yosys/test_intermout_exprs_unaryplus_test.v at 6d7b5f90641169d60113b618ad127c7568d13dce - yosys - git with a cup of tea

5 lines

64 B

Verilog

Raw Blame History

 module test(output out, input in);
 assign out = +in;
 endmodule