riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/bram
History
Clifford Wolf 1e3c2bff72 Added support for (single-clock) transparent memories to bram tests 2016-11-01 10:03:13 +01:00
..
.gitignore Bram testbench (incomplete) 2015-01-01 17:01:17 +01:00
generate.py Added support for (single-clock) transparent memories to bram tests 2016-11-01 10:03:13 +01:00
run-single.sh Fixed "make test" for git head of iverilog 2016-10-11 12:12:32 +02:00
run-test.sh Added support for (single-clock) transparent memories to bram tests 2016-11-01 10:03:13 +01:00