.. |
Makefile.inc
|
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
|
2019-04-12 23:40:02 -05:00 |
arith_map.v
|
Reduce amount of trailing whitespace in code base
|
2019-02-28 14:58:11 -08:00 |
bram.txt
|
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
|
2019-04-12 23:40:02 -05:00 |
brams_init3.vh
|
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
|
2019-04-12 23:40:02 -05:00 |
brams_map.v
|
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
|
2019-04-12 23:40:02 -05:00 |
cells_map.v
|
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
|
2019-04-12 23:40:02 -05:00 |
cells_sim.v
|
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
|
2019-04-12 23:40:02 -05:00 |
determine_init.cc
|
Fix formatting for msys2 mingw build using GetSize
|
2019-08-01 17:27:34 +02:00 |
dram.txt
|
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
|
2019-04-12 23:40:02 -05:00 |
drams_map.v
|
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
|
2019-04-12 23:40:02 -05:00 |
synth_gowin.cc
|
gowin: add splitnets to appease the PnR
|
2019-09-04 10:33:47 +02:00 |