This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
6ca7844cec
yosys
/
passes
History
Eddie Hung
4555b5b819
kernel: more pass by const ref, more speedups
2020-03-18 11:21:53 -07:00
..
cmds
kernel: more pass by const ref, more speedups
2020-03-18 11:21:53 -07:00
equiv
xilinx: Add xilinx_dffopt pass (
#1557
)
2019-12-18 13:43:43 +01:00
fsm
fsm_detect: Add a cache to avoid excessive CPU usage for big mux networks.
2020-01-14 22:49:20 +01:00
hierarchy
Merge pull request
#1519
from YosysHQ/eddie/submod_po
2020-03-03 08:19:06 -08:00
memory
kernel: SigSpec use more const& + overloads to prevent implicit SigSpec
2020-03-13 08:17:39 -07:00
opt
kernel: SigSpec use more const& + overloads to prevent implicit SigSpec
2020-03-13 08:17:39 -07:00
pmgen
Merge pull request
#1657
from YosysHQ/dave/xilinx-dsp-multonly
2020-02-02 14:53:32 +00:00
proc
kernel: SigSpec use more const& + overloads to prevent implicit SigSpec
2020-03-13 08:17:39 -07:00
sat
kernel: SigSpec use more const& + overloads to prevent implicit SigSpec
2020-03-13 08:17:39 -07:00
techmap
kernel: SigSpec use more const& + overloads to prevent implicit SigSpec
2020-03-13 08:17:39 -07:00
tests
Document (* gentb_skip *) attr for test_autotb
2019-09-18 12:41:35 -07:00