mirror of https://github.com/YosysHQ/yosys.git
3bab837bc9
read_rtlil: Warn on assigns after switches in case rules |
||
---|---|---|
.. | ||
aiger | ||
aiger2 | ||
ast | ||
blif | ||
json | ||
liberty | ||
rpc | ||
rtlil | ||
verific | ||
verilog |