yosys/tests/hana/test_simulation_shifter_rig...

5 lines
105 B
Verilog

module test(input [31:0] IN, input [5:0] SHIFT, output [31:0] OUT);
assign OUT = IN >> SHIFT;
endmodule