yosys/tests/hana/test_simulation_shifter_lef...

5 lines
105 B
Verilog

module test(input [15:0] IN, input [4:0] SHIFT, output [15:0] OUT);
assign OUT = IN << SHIFT;
endmodule