yosys/tests/hana/test_simulation_or_4_test.v

4 lines
89 B
Verilog

module test(input [2:0] in, output out);
assign out = in[0] || in[1] || in[2];
endmodule