yosys/tests/hana/test_simulation_and_6_test.v

module test(input [3:0] in, output out);
assign out = in[0] && in[1] && in[2] && in[3];
endmodule