yosys/tests/hana/test_simulation_always_29_test.v

module test(input in, output reg [1:0] out);

    always @(in)
    begin
        out = in;
        out = out + in;
    end

endmodule