yosys/tests/hana/test_simulation_always_1_test.v

module test(input in, output reg out);

always @(in)
    out = in;
endmodule