This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
628b994cf6
yosys
/
tests
/
hana
/
test_simulation_seq_ff_2_te...
5 lines
100 B
Verilog
Raw
Blame
History
module
test
(
input
in
,
input
clk
,
output
reg
out
)
;
always
@
(
negedge
clk
)
out
<
=
in
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink