This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
60608a86bb
yosys
/
passes
History
Benedikt Tutzer
95d65971f3
added some checks if python is enabled to make sure everything compiles if python is disabled in the makefile
2018-08-20 16:04:43 +02:00
..
cmds
added some checks if python is enabled to make sure everything compiles if python is disabled in the makefile
2018-08-20 16:04:43 +02:00
equiv
Improve log messages in equiv_make
2018-01-19 16:20:40 +01:00
fsm
Remove some dead code from fsm_map
2017-08-21 15:02:16 +02:00
hierarchy
Add automatic verific import in hierarchy command
2018-06-20 23:45:01 +02:00
memory
Disable memory_dff for initialized FFs
2018-05-28 17:16:15 +02:00
opt
Add optimization of tristate buffer with constant control input
2018-05-12 15:18:27 +02:00
proc
Add warnings for driver-driver conflicts between FFs (and other cells) and constants
2017-12-12 17:13:27 +01:00
sat
Removed $timescale from "sat" command VCD writer
2018-03-29 12:38:41 +02:00
techmap
Be slightly less aggressive in "deminout" pass
2018-06-19 14:29:38 +02:00
tests
Add $live and $fair cell types, add support for s_eventually keyword
2017-02-25 10:36:39 +01:00