This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
603e5eb30a
yosys
/
tests
/
sim
/
assume_x_first_step.ys
2 lines
74 B
Plaintext
Raw
Blame
History
read_verilog simple_assign.v
sim -r simple_assign.vcd -scope simple_assign
Reference in New Issue
View Git Blame
Copy Permalink