mirror of https://github.com/YosysHQ/yosys.git
41 lines
1.5 KiB
Plaintext
41 lines
1.5 KiB
Plaintext
read_verilog ../common/mux.v
|
|
design -save read
|
|
|
|
hierarchy -top mux2
|
|
proc
|
|
equiv_opt -assert -map +/machxo2/cells_sim.v synth_machxo2 # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd mux2 # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:LUT4
|
|
select -assert-none t:LUT4 t:TRELLIS_IO %% t:* %D
|
|
|
|
design -load read
|
|
hierarchy -top mux4
|
|
proc
|
|
equiv_opt -assert -map +/machxo2/cells_sim.v synth_machxo2 # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd mux4 # Constrain all select calls below inside the top module
|
|
select -assert-count 2 t:LUT4
|
|
|
|
select -assert-none t:LUT4 t:TRELLIS_IO %% t:* %D
|
|
|
|
design -load read
|
|
hierarchy -top mux8
|
|
proc
|
|
equiv_opt -assert -map +/machxo2/cells_sim.v synth_machxo2 # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd mux8 # Constrain all select calls below inside the top module
|
|
select -assert-count 5 t:LUT4
|
|
|
|
select -assert-none t:LUT4 t:TRELLIS_IO %% t:* %D
|
|
|
|
design -load read
|
|
hierarchy -top mux16
|
|
proc
|
|
equiv_opt -assert -map +/machxo2/cells_sim.v synth_machxo2 # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd mux16 # Constrain all select calls below inside the top module
|
|
select -assert-max 12 t:LUT4
|
|
|
|
select -assert-none t:LUT4 t:TRELLIS_IO %% t:* %D
|