riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/quicklogic
History
Krystine Sherwin 1de5d98ae2
Reduce comparisons of size_t and int 
`Const::size()` returns int, so change iterators that use it to `auto` instead of `size_t`.
For cases where size is being explicitly cast to `int`, use the wrapper that we already have instead: `Yosys::GetSize()`.
 		2024-11-29 12:53:29 +13:00
..
common synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
pp3 synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
qlf_k6n10f quicklogic: Generate `bram_types_sim.v` at build time 2023-12-04 18:21:00 +01:00
.gitignore add dsp inference 2023-12-04 15:52:02 +01:00
Makefile.inc Fix out of tree build 2023-12-06 09:56:35 +01:00
ql_bram_merge.cc Fix Windows build by forcing initialization order, fixes #4068 2024-01-02 11:26:48 +01:00
ql_bram_types.cc add dsp inference 2023-12-04 15:52:02 +01:00
ql_dsp_io_regs.cc Fix Windows build by forcing initialization order, fixes #4068 2024-01-02 11:26:48 +01:00
ql_dsp_macc.cc Fix out of tree build 2023-12-06 09:11:51 +01:00
ql_dsp_macc.pmg ql_dsp_macc: Tune DSP inference code 2023-12-04 15:52:02 +01:00
ql_dsp_simd.cc Reduce comparisons of size_t and int 2024-11-29 12:53:29 +13:00
synth_quicklogic.cc quicklogic: Avoid carry chains in division mapping 2024-09-19 12:18:47 +02:00