riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/intel_alm/cyclonev
History
gatecat 5dba138c87 intel_alm: Add IO buffer insertion 
Signed-off-by: gatecat <gatecat@ds0.me>
 		2021-05-15 22:37:06 +01:00
..
cells_sim.v intel_alm: Add IO buffer insertion 2021-05-15 22:37:06 +01:00