yosys/tests/rpc/design.v

9 lines
112 B
Verilog

module top(input [3:0] i, output [3:0] o);
python_inv #(
.width(4)
) inv (
.i(i),
.o(o),
);
endmodule