mirror of https://github.com/YosysHQ/yosys.git
241 lines
6.8 KiB
C++
241 lines
6.8 KiB
C++
/*
|
|
* yosys -- Yosys Open SYnthesis Suite
|
|
*
|
|
* Copyright (C) 2012 Claire Xenia Wolf <claire@yosyshq.com>
|
|
*
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
#ifndef MACC_H
|
|
#define MACC_H
|
|
|
|
#include "kernel/yosys.h"
|
|
|
|
YOSYS_NAMESPACE_BEGIN
|
|
|
|
struct Macc
|
|
{
|
|
struct port_t {
|
|
RTLIL::SigSpec in_a, in_b;
|
|
bool is_signed, do_subtract;
|
|
};
|
|
|
|
std::vector<port_t> ports;
|
|
RTLIL::SigSpec bit_ports;
|
|
|
|
void optimize(int width)
|
|
{
|
|
std::vector<port_t> new_ports;
|
|
RTLIL::SigSpec new_bit_ports;
|
|
RTLIL::Const off(0, width);
|
|
|
|
for (auto &port : ports)
|
|
{
|
|
if (GetSize(port.in_a) == 0 && GetSize(port.in_b) == 0)
|
|
continue;
|
|
|
|
if (GetSize(port.in_a) < GetSize(port.in_b))
|
|
std::swap(port.in_a, port.in_b);
|
|
|
|
if (GetSize(port.in_a) == 1 && GetSize(port.in_b) == 0 && !port.is_signed && !port.do_subtract) {
|
|
bit_ports.append(port.in_a);
|
|
continue;
|
|
}
|
|
|
|
if (port.in_a.is_fully_const() && port.in_b.is_fully_const()) {
|
|
RTLIL::Const v = port.in_a.as_const();
|
|
if (GetSize(port.in_b))
|
|
v = const_mul(v, port.in_b.as_const(), port.is_signed, port.is_signed, width);
|
|
if (port.do_subtract)
|
|
off = const_sub(off, v, port.is_signed, port.is_signed, width);
|
|
else
|
|
off = const_add(off, v, port.is_signed, port.is_signed, width);
|
|
continue;
|
|
}
|
|
|
|
if (port.is_signed) {
|
|
while (GetSize(port.in_a) > 1 && port.in_a[GetSize(port.in_a)-1] == port.in_a[GetSize(port.in_a)-2])
|
|
port.in_a.remove(GetSize(port.in_a)-1);
|
|
while (GetSize(port.in_b) > 1 && port.in_b[GetSize(port.in_b)-1] == port.in_b[GetSize(port.in_b)-2])
|
|
port.in_b.remove(GetSize(port.in_b)-1);
|
|
} else {
|
|
while (GetSize(port.in_a) > 1 && port.in_a[GetSize(port.in_a)-1] == State::S0)
|
|
port.in_a.remove(GetSize(port.in_a)-1);
|
|
while (GetSize(port.in_b) > 1 && port.in_b[GetSize(port.in_b)-1] == State::S0)
|
|
port.in_b.remove(GetSize(port.in_b)-1);
|
|
}
|
|
|
|
new_ports.push_back(port);
|
|
}
|
|
|
|
for (auto &bit : bit_ports)
|
|
if (bit == State::S1)
|
|
off = const_add(off, RTLIL::Const(1, width), false, false, width);
|
|
else if (bit != State::S0)
|
|
new_bit_ports.append(bit);
|
|
|
|
if (off.as_bool()) {
|
|
port_t port;
|
|
port.in_a = off;
|
|
port.is_signed = false;
|
|
port.do_subtract = false;
|
|
new_ports.push_back(port);
|
|
}
|
|
|
|
new_ports.swap(ports);
|
|
bit_ports = new_bit_ports;
|
|
}
|
|
|
|
void from_cell(RTLIL::Cell *cell)
|
|
{
|
|
RTLIL::SigSpec port_a = cell->getPort(ID::A);
|
|
|
|
ports.clear();
|
|
bit_ports = cell->getPort(ID::B);
|
|
|
|
std::vector<RTLIL::State> config_bits = cell->getParam(ID::CONFIG).bits;
|
|
int config_cursor = 0;
|
|
|
|
int config_width = cell->getParam(ID::CONFIG_WIDTH).as_int();
|
|
log_assert(GetSize(config_bits) >= config_width);
|
|
|
|
int num_bits = 0;
|
|
if (config_bits[config_cursor++] == State::S1) num_bits |= 1;
|
|
if (config_bits[config_cursor++] == State::S1) num_bits |= 2;
|
|
if (config_bits[config_cursor++] == State::S1) num_bits |= 4;
|
|
if (config_bits[config_cursor++] == State::S1) num_bits |= 8;
|
|
|
|
int port_a_cursor = 0;
|
|
while (port_a_cursor < GetSize(port_a))
|
|
{
|
|
log_assert(config_cursor + 2 + 2*num_bits <= config_width);
|
|
|
|
port_t this_port;
|
|
this_port.is_signed = config_bits[config_cursor++] == State::S1;
|
|
this_port.do_subtract = config_bits[config_cursor++] == State::S1;
|
|
|
|
int size_a = 0;
|
|
for (int i = 0; i < num_bits; i++)
|
|
if (config_bits[config_cursor++] == State::S1)
|
|
size_a |= 1 << i;
|
|
|
|
this_port.in_a = port_a.extract(port_a_cursor, size_a);
|
|
port_a_cursor += size_a;
|
|
|
|
int size_b = 0;
|
|
for (int i = 0; i < num_bits; i++)
|
|
if (config_bits[config_cursor++] == State::S1)
|
|
size_b |= 1 << i;
|
|
|
|
this_port.in_b = port_a.extract(port_a_cursor, size_b);
|
|
port_a_cursor += size_b;
|
|
|
|
if (size_a || size_b)
|
|
ports.push_back(this_port);
|
|
}
|
|
|
|
log_assert(config_cursor == config_width);
|
|
log_assert(port_a_cursor == GetSize(port_a));
|
|
}
|
|
|
|
void to_cell(RTLIL::Cell *cell) const
|
|
{
|
|
RTLIL::SigSpec port_a;
|
|
std::vector<RTLIL::State> config_bits;
|
|
int max_size = 0, num_bits = 0;
|
|
|
|
for (auto &port : ports) {
|
|
max_size = max(max_size, GetSize(port.in_a));
|
|
max_size = max(max_size, GetSize(port.in_b));
|
|
}
|
|
|
|
while (max_size)
|
|
num_bits++, max_size /= 2;
|
|
|
|
log_assert(num_bits < 16);
|
|
config_bits.push_back(num_bits & 1 ? State::S1 : State::S0);
|
|
config_bits.push_back(num_bits & 2 ? State::S1 : State::S0);
|
|
config_bits.push_back(num_bits & 4 ? State::S1 : State::S0);
|
|
config_bits.push_back(num_bits & 8 ? State::S1 : State::S0);
|
|
|
|
for (auto &port : ports)
|
|
{
|
|
if (GetSize(port.in_a) == 0)
|
|
continue;
|
|
|
|
config_bits.push_back(port.is_signed ? State::S1 : State::S0);
|
|
config_bits.push_back(port.do_subtract ? State::S1 : State::S0);
|
|
|
|
int size_a = GetSize(port.in_a);
|
|
for (int i = 0; i < num_bits; i++)
|
|
config_bits.push_back(size_a & (1 << i) ? State::S1 : State::S0);
|
|
|
|
int size_b = GetSize(port.in_b);
|
|
for (int i = 0; i < num_bits; i++)
|
|
config_bits.push_back(size_b & (1 << i) ? State::S1 : State::S0);
|
|
|
|
port_a.append(port.in_a);
|
|
port_a.append(port.in_b);
|
|
}
|
|
|
|
cell->setPort(ID::A, port_a);
|
|
cell->setPort(ID::B, bit_ports);
|
|
cell->setParam(ID::CONFIG, config_bits);
|
|
cell->setParam(ID::CONFIG_WIDTH, GetSize(config_bits));
|
|
cell->setParam(ID::A_WIDTH, GetSize(port_a));
|
|
cell->setParam(ID::B_WIDTH, GetSize(bit_ports));
|
|
}
|
|
|
|
bool eval(RTLIL::Const &result) const
|
|
{
|
|
for (auto &bit : result.bits)
|
|
bit = State::S0;
|
|
|
|
for (auto &port : ports)
|
|
{
|
|
if (!port.in_a.is_fully_const() || !port.in_b.is_fully_const())
|
|
return false;
|
|
|
|
RTLIL::Const summand;
|
|
if (GetSize(port.in_b) == 0)
|
|
summand = const_pos(port.in_a.as_const(), port.in_b.as_const(), port.is_signed, port.is_signed, GetSize(result));
|
|
else
|
|
summand = const_mul(port.in_a.as_const(), port.in_b.as_const(), port.is_signed, port.is_signed, GetSize(result));
|
|
|
|
if (port.do_subtract)
|
|
result = const_sub(result, summand, port.is_signed, port.is_signed, GetSize(result));
|
|
else
|
|
result = const_add(result, summand, port.is_signed, port.is_signed, GetSize(result));
|
|
}
|
|
|
|
for (auto bit : bit_ports) {
|
|
if (bit.wire)
|
|
return false;
|
|
result = const_add(result, bit.data, false, false, GetSize(result));
|
|
}
|
|
|
|
return true;
|
|
}
|
|
|
|
Macc(RTLIL::Cell *cell = nullptr)
|
|
{
|
|
if (cell != nullptr)
|
|
from_cell(cell);
|
|
}
|
|
};
|
|
|
|
YOSYS_NAMESPACE_END
|
|
|
|
#endif
|