This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
5cb7d0fe9d
yosys
/
tests
/
verilog
/
ifdef_nest.ys
8 lines
62 B
Plaintext
Raw
Blame
History
read_verilog <<EOF
`ifndef a
`ifdef b
`endif
`else
`endif
EOF
Reference in New Issue
View Git Blame
Copy Permalink