riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/frontends/ast
History
Zachary Snow 71e7e09092 verilog: Support module-scoped task/function calls 
This is primarily intended to enable the standard-permitted use of
module-scoped identifiers to refer to tasks and non-constant functions.
As a side-effect, this also adds support for the non-standard use of
module-scoped identifiers referring to constant functions, a feature
that is supported in some other tools, including Iverilog.
 		2022-10-29 15:14:11 -04:00
..
Makefile.inc Generate an RTLIL representation of bind constructs 2021-08-13 17:11:35 -06:00
ast.cc fix dumpAst() compilation warning 2022-01-18 00:17:08 -07:00
ast.h verilog: fix const func eval with upto variables 2022-02-11 21:01:51 +01:00
ast_binding.cc Generate an RTLIL representation of bind constructs 2021-08-13 17:11:35 -06:00
ast_binding.h Generate an RTLIL representation of bind constructs 2021-08-13 17:11:35 -06:00
dpicall.cc Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
genrtlil.cc Encode filename unprintable chars 2022-08-08 16:13:33 +02:00
simplify.cc verilog: Support module-scoped task/function calls 2022-10-29 15:14:11 -04:00