mirror of https://github.com/YosysHQ/yosys.git
82fca50309
This change only matters for processes that weren't processed by `proc_rmdead` for which follow-up cases after a default case are treated differently in Verilog and RTLIL semantics. |
||
---|---|---|
.. | ||
Makefile.inc | ||
verilog_backend.cc |