This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
59a96470df
yosys
/
tests
/
various
/
reg_wire_error.ys
2 lines
35 B
Plaintext
Raw
Blame
History
read_verilog -sv reg_wire_error.sv
Reference in New Issue
View Git Blame
Copy Permalink