This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
59a96470df
yosys
/
docs
/
source
/
code_examples
/
extensions
/
absval_ref.v
4 lines
94 B
Verilog
Raw
Blame
History
module
absval_ref
(
input
signed
[
3
:
0
]
a
,
output
[
3
:
0
]
y
)
;
assign
y
=
a
[
3
]
?
-
a
:
a
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink