This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
5939ffdc07
yosys
/
manual
/
PRESENTATION_Prog
/
absval_ref.v
4 lines
97 B
Verilog
Raw
Blame
History
module
absval_ref
(
input
signed
[
3
:
0
]
a
,
output
[
3
:
0
]
y
)
;
assign
y
=
a
[
3
]
?
-
a
:
a
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink