mirror of https://github.com/YosysHQ/yosys.git
12 lines
423 B
Plaintext
12 lines
423 B
Plaintext
read_verilog logic.v
|
|
hierarchy -top top
|
|
proc
|
|
equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd top # Constrain all select calls below inside the top module
|
|
|
|
select -assert-count 1 t:LUT1
|
|
select -assert-count 6 t:LUT2
|
|
select -assert-count 2 t:LUT4
|
|
select -assert-none t:LUT1 t:LUT2 t:LUT4 %% t:* %D
|