yosys/recursive.v at 558f313a78ecdf3ad6692ac17a4aede4afe23a73 - yosys - git with a cup of tea

9 lines

75 B

Verilog

Raw Blame History

 module top;
 sub s0();
 foo f0();
 endmodule
 module foo;
 sub s0();
 endmodule