riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/sim/vcd_var_reference_whitespac...

3 lines
140 B
Plaintext
Raw Blame History

read_rtlil vector_assign.il
sim -r var_reference_without_whitespace.vcd -scope tb.uut
sim -r var_reference_with_whitespace.vcd -scope tb.uut
Reference in New Issue View Git Blame Copy Permalink