riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/liberty/busdef.lib.verilogsim.ok

4 lines
42 B
Plaintext
Raw Blame History

module SRAM (CE1);
input CE1;
endmodule
Reference in New Issue View Git Blame Copy Permalink