riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/frontends/ast
History
Zachary Snow 6b7267b849 verilog: fix multiple AST_PREFIX scope resolution issues 
- Root AST_PREFIX nodes are now subject to genblk expansion to allow
  them to refer to a locally-visible generate block
- Part selects on AST_PREFIX member leafs can now refer to generate
  block items (previously would not resolve and raise an error)
- Add source location information to AST_PREFIX nodes
 		2021-09-21 12:10:59 -04:00
..
Makefile.inc Generate an RTLIL representation of bind constructs 2021-08-13 17:11:35 -06:00
ast.cc Generate an RTLIL representation of bind constructs 2021-08-13 17:11:35 -06:00
ast.h Generate an RTLIL representation of bind constructs 2021-08-13 17:11:35 -06:00
ast_binding.cc Generate an RTLIL representation of bind constructs 2021-08-13 17:11:35 -06:00
ast_binding.h Generate an RTLIL representation of bind constructs 2021-08-13 17:11:35 -06:00
dpicall.cc Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
genrtlil.cc Generate an RTLIL representation of bind constructs 2021-08-13 17:11:35 -06:00
simplify.cc verilog: fix multiple AST_PREFIX scope resolution issues 2021-09-21 12:10:59 -04:00