riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/fabulous
History
gatecat 25e7cb3bbb fabulous: Add CLK to BRAM interface primitives 
Signed-off-by: gatecat <gatecat@ds0.me>
 		2023-02-16 12:55:53 +01:00
..
Makefile.inc fabulous: improvements to the pass 2022-11-17 13:34:58 +01:00
cells_map.v Add synth_fabulous ScriptPass 2022-11-17 13:34:58 +01:00
ff_map.v fabulous: improvements to the pass 2022-11-17 13:34:58 +01:00
io_map.v fabulous: improvements to the pass 2022-11-17 13:34:58 +01:00
latches_map.v Add synth_fabulous ScriptPass 2022-11-17 13:34:58 +01:00
prims.v fabulous: Add CLK to BRAM interface primitives 2023-02-16 12:55:53 +01:00
ram_regfile.txt Introduce RegFile mappings 2022-11-17 13:34:58 +01:00
regfile_map.v fabulous: Unify and update primitives 2022-11-17 13:34:58 +01:00
synth_fabulous.cc fabulous: Allow adding extra custom prims and map rules 2022-11-17 13:34:58 +01:00