riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/arch/anlogic
History
Eddie Hung caab66111e Rename memory tests to lutram, add more xilinx tests 2019-12-12 17:44:37 -08:00
..
.gitignore Moved all tests in arch sub directory 2019-10-18 11:06:12 +02:00
add_sub.ys Share common tests 2019-10-18 12:19:59 +02:00
counter.ys Share common tests 2019-10-18 12:19:59 +02:00
dffs.ys Share common tests 2019-10-18 12:19:59 +02:00
fsm.ys Fixed tests 2019-11-11 15:41:33 +01:00
latches.ys Share common tests 2019-10-18 12:19:59 +02:00
logic.ys Share common tests 2019-10-18 12:19:59 +02:00
lutram.ys Rename memory tests to lutram, add more xilinx tests 2019-12-12 17:44:37 -08:00
mux.ys Share common tests 2019-10-18 12:19:59 +02:00
run-test.sh Fix path to yosys 2019-10-18 11:12:03 +02:00
shifter.ys Share common tests 2019-10-18 12:19:59 +02:00
tribuf.ys Share common tests 2019-10-18 12:19:59 +02:00