mirror of https://github.com/YosysHQ/yosys.git
222 lines
6.9 KiB
C++
222 lines
6.9 KiB
C++
/*
|
|
* yosys -- Yosys Open SYnthesis Suite
|
|
*
|
|
* Copyright (C) 2012 Clifford Wolf <clifford@clifford.at>
|
|
*
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
#include "kernel/register.h"
|
|
#include "kernel/sigtools.h"
|
|
#include "kernel/log.h"
|
|
#include <stdlib.h>
|
|
#include <stdio.h>
|
|
|
|
USING_YOSYS_NAMESPACE
|
|
PRIVATE_NAMESPACE_BEGIN
|
|
|
|
SigMap assign_map, dff_init_map;
|
|
SigSet<RTLIL::Cell*> mux_drivers;
|
|
|
|
bool handle_dff(RTLIL::Module *mod, RTLIL::Cell *dff)
|
|
{
|
|
RTLIL::SigSpec sig_d, sig_q, sig_c, sig_r;
|
|
RTLIL::Const val_cp, val_rp, val_rv;
|
|
|
|
if (dff->type == "$_DFF_N_" || dff->type == "$_DFF_P_") {
|
|
sig_d = dff->getPort("\\D");
|
|
sig_q = dff->getPort("\\Q");
|
|
sig_c = dff->getPort("\\C");
|
|
val_cp = RTLIL::Const(dff->type == "$_DFF_P_", 1);
|
|
}
|
|
else if (dff->type.substr(0,6) == "$_DFF_" && dff->type.substr(9) == "_" &&
|
|
(dff->type[6] == 'N' || dff->type[6] == 'P') &&
|
|
(dff->type[7] == 'N' || dff->type[7] == 'P') &&
|
|
(dff->type[8] == '0' || dff->type[8] == '1')) {
|
|
sig_d = dff->getPort("\\D");
|
|
sig_q = dff->getPort("\\Q");
|
|
sig_c = dff->getPort("\\C");
|
|
sig_r = dff->getPort("\\R");
|
|
val_cp = RTLIL::Const(dff->type[6] == 'P', 1);
|
|
val_rp = RTLIL::Const(dff->type[7] == 'P', 1);
|
|
val_rv = RTLIL::Const(dff->type[8] == '1', 1);
|
|
}
|
|
else if (dff->type == "$dff") {
|
|
sig_d = dff->getPort("\\D");
|
|
sig_q = dff->getPort("\\Q");
|
|
sig_c = dff->getPort("\\CLK");
|
|
val_cp = RTLIL::Const(dff->parameters["\\CLK_POLARITY"].as_bool(), 1);
|
|
}
|
|
else if (dff->type == "$adff") {
|
|
sig_d = dff->getPort("\\D");
|
|
sig_q = dff->getPort("\\Q");
|
|
sig_c = dff->getPort("\\CLK");
|
|
sig_r = dff->getPort("\\ARST");
|
|
val_cp = RTLIL::Const(dff->parameters["\\CLK_POLARITY"].as_bool(), 1);
|
|
val_rp = RTLIL::Const(dff->parameters["\\ARST_POLARITY"].as_bool(), 1);
|
|
val_rv = dff->parameters["\\ARST_VALUE"];
|
|
}
|
|
else
|
|
log_abort();
|
|
|
|
assign_map.apply(sig_d);
|
|
assign_map.apply(sig_q);
|
|
assign_map.apply(sig_c);
|
|
assign_map.apply(sig_r);
|
|
|
|
bool has_init = false;
|
|
RTLIL::Const val_init;
|
|
for (auto bit : dff_init_map(sig_q).to_sigbit_vector()) {
|
|
if (bit.wire == NULL)
|
|
has_init = true;
|
|
val_init.bits.push_back(bit.wire == NULL ? bit.data : RTLIL::State::Sx);
|
|
}
|
|
|
|
if (dff->type == "$dff" && mux_drivers.has(sig_d) && !has_init) {
|
|
std::set<RTLIL::Cell*> muxes;
|
|
mux_drivers.find(sig_d, muxes);
|
|
for (auto mux : muxes) {
|
|
RTLIL::SigSpec sig_a = assign_map(mux->getPort("\\A"));
|
|
RTLIL::SigSpec sig_b = assign_map(mux->getPort("\\B"));
|
|
if (sig_a == sig_q && sig_b.is_fully_const()) {
|
|
RTLIL::SigSig conn(sig_q, sig_b);
|
|
mod->connect(conn);
|
|
goto delete_dff;
|
|
}
|
|
if (sig_b == sig_q && sig_a.is_fully_const()) {
|
|
RTLIL::SigSig conn(sig_q, sig_a);
|
|
mod->connect(conn);
|
|
goto delete_dff;
|
|
}
|
|
}
|
|
}
|
|
|
|
if (sig_c.is_fully_const() && (!sig_r.size() || !has_init)) {
|
|
if (val_rv.bits.size() == 0)
|
|
val_rv = val_init;
|
|
RTLIL::SigSig conn(sig_q, val_rv);
|
|
mod->connect(conn);
|
|
goto delete_dff;
|
|
}
|
|
|
|
if (sig_d.is_fully_undef() && sig_r.size() && !has_init) {
|
|
RTLIL::SigSig conn(sig_q, val_rv);
|
|
mod->connect(conn);
|
|
goto delete_dff;
|
|
}
|
|
|
|
if (sig_d.is_fully_undef() && !sig_r.size() && has_init) {
|
|
RTLIL::SigSig conn(sig_q, val_init);
|
|
mod->connect(conn);
|
|
goto delete_dff;
|
|
}
|
|
|
|
if (sig_d.is_fully_const() && !sig_r.size() && !has_init) {
|
|
RTLIL::SigSig conn(sig_q, sig_d);
|
|
mod->connect(conn);
|
|
goto delete_dff;
|
|
}
|
|
|
|
if (sig_d == sig_q && !(sig_r.size() && has_init)) {
|
|
if (sig_r.size()) {
|
|
RTLIL::SigSig conn(sig_q, val_rv);
|
|
mod->connect(conn);
|
|
}
|
|
if (has_init) {
|
|
RTLIL::SigSig conn(sig_q, val_init);
|
|
mod->connect(conn);
|
|
}
|
|
goto delete_dff;
|
|
}
|
|
|
|
return false;
|
|
|
|
delete_dff:
|
|
log("Removing %s (%s) from module %s.\n", dff->name.c_str(), dff->type.c_str(), mod->name.c_str());
|
|
mod->remove(dff);
|
|
return true;
|
|
}
|
|
|
|
struct OptRmdffPass : public Pass {
|
|
OptRmdffPass() : Pass("opt_rmdff", "remove DFFs with constant inputs") { }
|
|
virtual void help()
|
|
{
|
|
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
|
|
log("\n");
|
|
log(" opt_rmdff [selection]\n");
|
|
log("\n");
|
|
log("This pass identifies flip-flops with constant inputs and replaces them with\n");
|
|
log("a constant driver.\n");
|
|
log("\n");
|
|
}
|
|
virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
|
|
{
|
|
int total_count = 0;
|
|
log_header("Executing OPT_RMDFF pass (remove dff with constant values).\n");
|
|
|
|
extra_args(args, 1, design);
|
|
|
|
for (auto &mod_it : design->modules_)
|
|
{
|
|
if (!design->selected(mod_it.second))
|
|
continue;
|
|
|
|
assign_map.set(mod_it.second);
|
|
dff_init_map.set(mod_it.second);
|
|
for (auto &it : mod_it.second->wires_)
|
|
if (it.second->attributes.count("\\init") != 0)
|
|
dff_init_map.add(it.second, it.second->attributes.at("\\init"));
|
|
mux_drivers.clear();
|
|
|
|
std::vector<RTLIL::IdString> dff_list;
|
|
for (auto &it : mod_it.second->cells_) {
|
|
if (it.second->type == "$mux" || it.second->type == "$pmux") {
|
|
if (it.second->getPort("\\A").size() == it.second->getPort("\\B").size())
|
|
mux_drivers.insert(assign_map(it.second->getPort("\\Y")), it.second);
|
|
continue;
|
|
}
|
|
if (!design->selected(mod_it.second, it.second))
|
|
continue;
|
|
if (it.second->type == "$_DFF_N_") dff_list.push_back(it.first);
|
|
if (it.second->type == "$_DFF_P_") dff_list.push_back(it.first);
|
|
if (it.second->type == "$_DFF_NN0_") dff_list.push_back(it.first);
|
|
if (it.second->type == "$_DFF_NN1_") dff_list.push_back(it.first);
|
|
if (it.second->type == "$_DFF_NP0_") dff_list.push_back(it.first);
|
|
if (it.second->type == "$_DFF_NP1_") dff_list.push_back(it.first);
|
|
if (it.second->type == "$_DFF_PN0_") dff_list.push_back(it.first);
|
|
if (it.second->type == "$_DFF_PN1_") dff_list.push_back(it.first);
|
|
if (it.second->type == "$_DFF_PP0_") dff_list.push_back(it.first);
|
|
if (it.second->type == "$_DFF_PP1_") dff_list.push_back(it.first);
|
|
if (it.second->type == "$dff") dff_list.push_back(it.first);
|
|
if (it.second->type == "$adff") dff_list.push_back(it.first);
|
|
}
|
|
|
|
for (auto &id : dff_list) {
|
|
if (mod_it.second->cells_.count(id) > 0 &&
|
|
handle_dff(mod_it.second, mod_it.second->cells_[id]))
|
|
total_count++;
|
|
}
|
|
}
|
|
|
|
assign_map.clear();
|
|
mux_drivers.clear();
|
|
|
|
if (total_count)
|
|
design->scratchpad_set_bool("opt.did_something", true);
|
|
log("Replaced %d DFF cells.\n", total_count);
|
|
}
|
|
} OptRmdffPass;
|
|
|
|
PRIVATE_NAMESPACE_END
|