This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
4b9f619349
yosys
/
passes
History
whitequark
42c356c49c
opt_lut: eliminate LUTs evaluating to constants or inputs.
2018-12-31 23:55:40 +00:00
..
cmds
Merge pull request
#736
from whitequark/select_assert_list
2018-12-16 16:45:49 +01:00
equiv
Fix equiv_opt indenting
2018-12-16 15:57:28 +01:00
fsm
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
hierarchy
Refactor code to avoid code duplication + added comments
2018-10-20 16:06:48 +02:00
memory
memory_collect: do not truncate 'x from \INIT.
2018-12-21 02:01:27 +00:00
opt
opt_lut: eliminate LUTs evaluating to constants or inputs.
2018-12-31 23:55:40 +00:00
proc
proc_clean: remove any empty cases if all cases use all-def compare.
2018-12-23 09:04:30 +00:00
sat
Fixed minor typo in "sim" help message
2018-09-12 18:34:27 -04:00
techmap
Revert "Proof-of-concept: preserve naming through ABC using dress"
2018-12-16 21:27:31 +01:00
tests
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00