riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/backends
History
whitequark 691418e13a cxxrtl: expose driver kind in debug information. 
This can be useful to determine whether the wire should be a part of
a design checkpoint, whether it can be used to override design state,
and whether driving it may cause a conflict.
 		2020-09-02 18:00:12 +00:00
..
aiger Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
blif Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
btor Respect \A_SIGNED for $shift 2020-08-18 19:36:24 +02:00
cxxrtl cxxrtl: expose driver kind in debug information. 2020-09-02 18:00:12 +00:00
edif Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
firrtl Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
intersynth Replace "ILANG" with "RTLIL" everywhere. 2020-08-26 17:29:32 +00:00
json Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
protobuf Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
rtlil Replace "ILANG" with "RTLIL" everywhere. 2020-08-26 17:29:32 +00:00
simplec Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
smt2 write_smt2: fix SMT-LIB tutorial URL 2020-08-29 20:02:35 +00:00
smv Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
spice Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
table Use C++11 final/override keywords. 2020-06-18 23:34:52 +00:00
verilog Respect \A_SIGNED for $shift 2020-08-18 19:36:24 +02:00