mirror of https://github.com/YosysHQ/yosys.git
2a9c68e2d6
Keep zero-width wires in opt_clean if and only if they are ports |
||
---|---|---|
.. | ||
cmds | ||
equiv | ||
fsm | ||
hierarchy | ||
memory | ||
opt | ||
pmgen | ||
proc | ||
sat | ||
techmap | ||
tests |