mirror of https://github.com/YosysHQ/yosys.git
15 lines
571 B
Plaintext
15 lines
571 B
Plaintext
read_verilog adffs.v
|
|
proc
|
|
async2sync # converts async flops to a 'sync' variant clocked by a 'super'-clock
|
|
flatten
|
|
equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd top # Constrain all select calls below inside the top module
|
|
|
|
select -assert-count 1 t:BUFG
|
|
select -assert-count 3 t:FDRE
|
|
select -assert-count 1 t:FDRE_1
|
|
select -assert-count 4 t:LUT2
|
|
select -assert-count 4 t:LUT3
|
|
select -assert-none t:BUFG t:FDRE t:FDRE_1 t:LUT2 t:LUT3 %% t:* %D
|