mirror of https://github.com/YosysHQ/yosys.git
19 lines
566 B
Plaintext
19 lines
566 B
Plaintext
read_verilog memory.v
|
|
hierarchy -top top
|
|
proc
|
|
memory -nomap
|
|
equiv_opt -run :prove -map +/efinix/cells_sim.v synth_efinix
|
|
memory
|
|
opt -full
|
|
|
|
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
|
#ERROR: Called with -verify and proof did fail!
|
|
#sat -verify -prove-asserts -seq 5 -set-init-zero -show-inputs -show-outputs miter
|
|
sat -prove-asserts -seq 5 -set-init-zero -show-inputs -show-outputs miter
|
|
|
|
design -load postopt
|
|
cd top
|
|
select -assert-count 1 t:EFX_GBUFCE
|
|
select -assert-count 1 t:EFX_RAM_5K
|
|
select -assert-none t:EFX_GBUFCE t:EFX_RAM_5K %% t:* %D
|