yosys/map_mux.v at 46ed0db2ec883a4ce330c81f321511e36e35c0b3 - yosys - git with a cup of tea

6 lines

82 B

Verilog

Raw Blame History

 module top(...);
     input a, b, s;
     output y;
     assign y = s?a:b;
 endmodule